 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Features * Number of Keys: - Up to 4 * Discrete Outputs: - 4 discrete outputs indicating individual key touch * Technology: - Patented spread-spectrum charge-transfer (direct mode) * Electrode Design: - Simple self-capacitance style (refer to the Touch Sensors Design Guide) * Electrode Materials: * * - Etched copper, silver, carbon, Indium Tin Oxide (ITO) Electrode Substrates: - PCB, FPCB, plastic films, glass Panel Materials: - Plastic, glass, composites, painted surfaces (low particle density metallic paints possible) Panel Thickness: - Up to 10 mm glass, 5 mm plastic (electrode size dependent) Key Sensitivity: - Fixed key threshold, sensitivity adjusted via sample capacitor value Adjacent Key SuppressionTM - Patented Adjacent Key SuppressionTM (AKSTM) technology to enable accurate key detection Interface: - Pin-per-key outputs, plus debug mode to observe sensor signals Moisture Tolerance: - Good Power: - 1.8V ~ 5.5V Package: - 20-pin 3 x 3 mm VQFN RoHS compliant Signal Processing: - Self-calibration, auto drift compensation, noise filtering, Adjacent Key Suppression technology Applications: - Mobile, consumer, white goods, toys, kiosks, POS, and so on QTouchTM 4-key Sensor IC AT42QT1040 * * * * * * * * * 9524B-AT42-04/09 1. Pinout and Schematic 1.1 Pinout Configuration SNSK2 20 SNS3 N/C 19 N/C 18 N/C 17 SNS2 SNSK1 SNS1 SNSK0 SNS0 1 2 3 4 5 16 15 14 SNSK3 OUT2 OUT3 OUT1 OUT0 QT1040 13 12 6 N/C 7 N/C 8 VSS 9 VDD 11 10 N/C Table 1-1. Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Pin Listing Name SNS2 SNSK1 SNS1 SNSK0 SNS0 N/C N/C Vss Vdd N/C OUT0 OUT1 OUT3 OUT2 SNSK3 SNS3 N/C N/C N/C SNSK2 Type I/O I/O I/O I/O I/O - - P P - OD OD OD OD I/O I/O - - - I/O Function Sense pin Sense pin and option detect Sense pin Sense pin and option detect Sense pin - - Supply ground Power - Out 0 Out 1 Out 3 Out 2 Sense pin Sense pin - - - Sense pin To Cs2 + key To Cs3 + key To Cs3 Alternative function: Debug CLK Alternative function: Debug DATA Notes To Cs2 To Cs1 and option resistor + key To Cs1 To Cs0 and option resistor + key To Cs0 If Unused... Leave open Connect to option resistor* Leave open Connect to option resistor* Leave open - - - - - Leave open Leave open Leave open Leave open Leave open Leave open - - - Leave open * Option resistor should always be fitted even if channel is unused and Cs capacitor is not fixed. I/O 2 CMOS input and output OD CMOS open drain output P Ground or power AT42QT1040 9524B-AT42-04/09 AT42QT1040 1.2 Schematic Typical Circuit NOTES: VUNREG VREG 1) The central pad on the underside of the VQFN chip is a Vss pin and should be connected to ground. Do not put any other tracks underneath the body of the chip. 2) It is important to place all Cs and Rs components physically near to the chip. Figure 1-1. Creg Creg VDD 1 J1 ON OFF AKS SELECT Follow regulator manufacturer's recommended values for input and output bypass capacitors (Creg). GND Add a 100 nF capacitor close to pin 9. VDD RAKS 2 3 LED3 LED2 LED1 LED0 VDD 1 J2 FAST SLOW RFS 9 2 3 RL0 RL1 RL2 RL3 Example use of output pins 11 12 14 13 VDD OUT0 OUT1 OUT2 OUT3 SPEED SELECT SNSK0 SNS0 4 5 Rs0 Cs0 Key0 J3 5 4 3 2 1 5 4 3 2 1 6 7 10 17 18 19 SNSK1 SNS1 2 3 Rs1 Cs1 Key1 QT1040 SNSK2 N/C N/C N/C N/C N/C VSS N/C SNSK3 SNS3 SNS2 20 1 Rs2 Cs2 Key2 15 16 Rs3 Cs3 Key3 Suggested regulator manufacturers: * Torex (XC6215 series) * Seiko (S817 series) * BCDSemi (AP2121 series) Re Figure 1-1 check the following sections for component values: * Section 3.1 on page 6: Cs capacitors (Cs0 - Cs3) * Section 3.5 on page 7: Voltage levels * Section 3.3 on page 6: LED traces 8 3 9524B-AT42-04/09 2. Overview of the AT42QT1040 2.1 Introduction The AT42QT1040 (QT1040) is a digital burst mode charge-transfer (QTTM) capacitive sensor driver designed for touch-key applications. The device can sense from one to four keys; one to three keys can be disabled by not installing their respective sense capacitors. Any of the four channels can be disabled in this way. The device includes all signal processing functions necessary to provide stable sensing under a wide variety of changing conditions, and the outputs are fully debounced. Only a few external parts are required for operation. The QT1040 modulates its bursts in a spread-spectrum fashion in order to heavily suppress the effects of external noise, and to suppress RF emissions. 2.2 2.2.1 Signal Processing Detect Threshold The internal signal threshold level is fixed at 10 counts of change with respect to the internal reference level. This in turn adjusts itself slowly in accordance with the drift compensation mechanism. See Section 3.1 on page 6 for details on how to adjust each key's sensitivity. When going out of detect there is a hysteresis element to the detection. The signal threshold must drop below 8 counts of change with respect to the internal reference level to register as untouched. 2.2.2 Detection Integrator The device features a detection integration mechanism, which acts to confirm a detection in a robust fashion. A per-key counter is incremented each time the key has exceeded its threshold, and a key is only finally declared to be touched when this counter reaches a fixed limit of 5. In other words, the device has to exceed its threshold, and stay there for 5 acquisitions in succession without going below the threshold level, before the key is declared to be touched. Burst Length Limitations Burst length is the number of times the charge transfer process is performed on a given channel; that is, the number of pulses it takes to measure the key's capacitance. The maximum burst length is 2048 pulses. The recommended design is to use a capacitor that gives a signal of <1000 pulses. Longer bursts take more time and use more power. Note that the keys are independent of each other. It is therefore possible, for example, to have a signal of 100 on one key and a signal of 1000 on another. Refer to Application Note QTAN0002, Secrets of a Successful QTouchTM Design (downloadable from the Atmel(R) website), for more information on using a scope to measure the pulses and hence determine the burst length. Refer also to the Touch Sensors Design Guide. 2.2.3 2.2.4 Adjacent Key Suppression Technology The device includes Atmel's patented Adjacent Key Suppression (AKS) technology, to allow the use of tightly spaced keys on a keypad with no loss of selectability by the user. There is one global AKS group, implemented so that only one key in the group may be reported as being touched at any one time. 4 AT42QT1040 9524B-AT42-04/09 AT42QT1040 The use of AKS is selected by connecting a 1 M resisitor between Vdd and the SNSK0 pin (see Section 4.1 on page 8 for more information). When AKS is disabled, any combinations of keys can enter detect. 2.2.5 Auto Drift Compensation Signal drift can occur because of changes in Cx and Cs over time. It is crucial that drift be compensated for, otherwise false detections, non-detections, and sensitivity shifts will follow. Drift compensation is performed by making the reference level track the raw signal at a slow rate, but only while there is no detection in effect. The rate of adjustment must be performed slowly otherwise legitimate detections could be ignored. Once an object is sensed and a key is in detect, the drift compensation mechanism ceases, since the signal is legitimately high and should not therefore cause the reference level to change. The QT1040's drift compensation is "asymmetric": the reference level drift-compensates in one direction faster than it does in the other. Specifically, it compensates faster for decreasing (towards touch) signals than for increasing (away from touch) signals. The reason for this difference in compensation rates is that increasing signals should not be compensated for quickly, since a nearby finger could be compensated for partially or entirely before even approaching the sense electrode. However, decreasing signals need to be compensated for more quickly. For example, an obstruction over the sense pad (for which the sensor has already made full allowance) could suddenly be removed, leaving the sensor with an artificially elevated reference level and thus become insensitive to touch. In this latter case, the sensor will compensate for the object's removal very quickly, usually in only a few seconds. Negative drift (that is, towards touch) occurs at a rate of ~3 seconds, while positive drift occurs at a rate of ~1 second. Drifting only occurs when no keys are in detect state. 2.2.6 Response Time The QT1040's response time is highly dependent on run mode and burst length, which in turn is dependent on Cs and Cx. With increasing Cs, response time slows, while increasing levels of Cx reduce response time. The response time will also be slower in slow mode due to a longer time between burst measurements. This mode offers an increased detection latency in favor of reduced average current consumption. Spread Spectrum The QT1040 modulates its internal oscillator by 7.5 percent during the measurement burst. This spreads the generated noise over a wider band reducing emission levels. This also reduces susceptibility since there is no longer a single fundamental burst frequency. Max On-duration If an object or material obstructs the sense pad, the signal may rise enough to create a detection, preventing further operation. To prevent this, the sensor includes a timer known as the Max On-duration feature which monitors detections. If a detection exceeds the timer setting, the sensor performs an automatic recalibration. Max On-duration is set to ~30s. 2.2.7 2.2.8 5 9524B-AT42-04/09 3. Wiring and Parts 3.1 Cs Sample Capacitors Cs0 - Cs3 are the charge sensing sample capacitors; normally they are identical in nominal value. The optimal Cs values depend on the corresponding keys electrode design, the thickness of the panel and its dielectric constant. Thicker panels require larger values of Cs. Values can be in the range 2.2 nF (for faster operation) to 22 nF (for best sensitivity); typical values are 4.7 nF to 10 nF. The value of Cs should be chosen such that a light touch on a key mounted in a production unit or a prototype panel causes a reliable detection. The chosen Cs value should never be so large that the key signals exceed ~1000, as reported by the chip in the debug data. The Cs capacitors must be X7R or PPS film type, for stability. For consistent sensitivity, they should have a 10 percent tolerance. Twenty percent tolerance may cause small differences in sensitivity from key to key and unit to unit. If a key is not used, the Cs capacitor may be omitted. 3.2 Rs Resistors The series resistors Rs0 - Rs3 are inline with the electrode connections (close to the QT1040 chip) and are used to limit electrostatic discharge (ESD) currents and to suppress radio frequency (RF) interference. A typical value is 4.7 k, but up to 20 k can be used if it is found to be of benefit. Although these resistors may be omitted, the device may become susceptible to external noise or radio frequency interference (RFI). For details on how to select these resistors refer to Application Note QTAN0002, Secrets of a Successful QTouchTM Design, and the Touch Sensors Design Guide, both downloadable from the Touch Technology area of Atmel's website, www.atmel.com. 3.3 LED Traces and Other Switching Signals For advice on LEDs and nearby traces, refer to Application Note QTAN0002, Secrets of a Successful QTouchTM Design, and the Touch Sensors Design Guide, both downloadable from the Touch Technology area of Atmel's website, www.atmel.com. 3.4 PCB Cleanliness Modern no-clean flux is generally compatible with capacitive sensing circuits. CAUTION: If a PCB is reworked in any way, it is almost guaranteed that the behavior of the no-clean flux will change. This can mean that the flux changes from an inert material to one that can absorb moisture and dramatically affect capacitive measurements due to additional leakage currents. If so, the circuit can become erratic and exhibit poor environmental stability. If a PCB is reworked in any way, clean it thoroughly to remove all traces of the flux residue around the capacitive sensor components. Dry it thoroughly before any further testing is conducted. 6 AT42QT1040 9524B-AT42-04/09 AT42QT1040 3.5 Power Supply See Section 5.2 on page 13 for the power supply range. If the power supply fluctuates slowly with temperature, the device tracks and compensates for these changes automatically with only minor changes in sensitivity. If the supply voltage drifts or shifts quickly, the drift compensation mechanism is not able to keep up, causing sensitivity anomalies or false detections. The usual power supply considerations with QT parts apply to the device. The power should be clean and come from a separate regulator if possible. However, this device is designed to minimize the effects of unstable power, and except in extreme conditions should not require a separate Low Dropout (LDO) regulator. See under Figure 1.2 on page 3 for suggested regulator manufacturers. Caution: A regulator IC shared with other logic can result in erratic operation and is not advised. A single ceramic 0.1 F bypass capacitor, with short traces, should be placed very close to the power pins of the IC. Failure to do so can result in device oscillation, high current consumption, erratic operation, and so on. It is assumed that a larger bypass capacitor (for example, 1 F) is somewhere else in the power circuit; for example, near the regulator. To assist with transient regulator stability problems, the QT1040 waits 500 s any time it wakes up from a sleep state (that is, in Sleep mode) before acquiring, to allow Vdd to fully stabilize. 3.6 VQFN Package Restrictions The central pad on the underside of the VQFN chip should be connected to ground. Do not run any tracks underneath the body of the chip, only ground. Figure 3-1 shows an example of good/bad tracking. Figure 3-1. Examples of Good and Bad Tracking Example of GOOD tracking Example of BAD tracking 7 9524B-AT42-04/09 4. Detailed Operations 4.1 Adjacent Key Suppression The use of AKS is selected by the connection of a 1 M resistor (RAKS resistor) between the SNSK0 pin and either Vdd (AKS mode on) or Vss (AKS mode off). Table 4-1. RAKS Resistor Mode AKS on AKS off RAKS Connected To... Vdd Vss The RAKS resistor should always be connected to either Vdd or Vss and should not be changed during operation of the device. Note: Changing the RAKS option will affect the sensitivity of the particular key. Always check that the sensitivity is suitable after a change. Retune Cs0 if necessary. 4.2 Discrete Outputs There are four discrete outputs (channels 0 to 3), located on pins OUT0 to OUT3. An output pin goes active when the corresponding key is touched. The outputs are open-drain type and are active-low. On the OUT2 pin there is a ~500 ns low pulse occuring approximately 20 ms after a powerup/reset (see Figure 4-1 for an example oscilloscope trace of this pulse at two zoom levels). This pulse may need to be considered from the system design perspective. The discrete outputs have sufficient current sinking capability to directly drive LEDs. Try to limit the sink current to less than 5 mA per output and be cautious if connecting LEDs to a power supply other than Vdd; if the LED supply is higher than Vdd it may cause erratic behavior of the QT1040 and "back-power" the QT1040 through its I/O pins. 8 AT42QT1040 9524B-AT42-04/09 AT42QT1040 Figure 4-1. ~500 ns Pulse On OUT2 Pin SNS0K OUT2 Power-on/ Reset ~20 ms Pulse on OUT2 SNS0K OUT2 4.3 Speed Selection Speed selection is determined by a 1 M resistor (RFS resistor) connected between SNSK1 and either Vdd (Fast Mode) or Vss (Slow Mode). Table 4-2. RFS Resistor Mode Fast mode Slow mode RFS Connected To... Vdd Vss In Fast Mode, the device sleeps for 16 ms between burst acquisitions. In Slow Mode, the device sleeps for 64 ms between acquisitions. Hence, Slow Mode conserves more power but results in slightly less responsiveness. Note: The RFS resistor should always be connected to either Vdd or Vss and not changed during operation of the device. Changing the RFS option will affect the sensitivity of the particular key. Always check that the sensitivity is suitable after a change. Retune Cs1 if necessary. 9 9524B-AT42-04/09 4.4 Calibration Calibration is the process by which the sensor chip assesses the background capacitance on each channel. During calibration, a number of samples are taken in quick succession to get a baseline for the channel's reference value. Calibration takes place ~50 ms after power is applied to the device. Calibration also occurs if the Max On-duration is exceeded or a positive re-calibration occurs. 4.5 Debug Mode An added feature to this device is a debug option whereby internal parameters from the IC can be clocked out and monitored externally. Debug mode is entered by shorting the CS3 capacitor (SNSK3 and SNS3 pins) on power-up and removing the short within 5 seconds. Note: If the short is not removed within 5 seconds, debug mode is still entered, but with Channel 3 unusable until a re-calibration occurs. Note that as Channel 3 will show up as being in detect, a recalibration will occur after Max On-duration (~30 seconds). Debug CLK pin (OUT0) and Debug Data pin (OUT1) float while debug data is not being output and are driven outputs once debug output starts (that is, not open drain). The serial data is clocked out at a rate of ~200 kHz, MSB first, as in Table 4-3. Table 4-3. Serial Data Output Byte 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Purpose Frame Number Chip Version Reference 0 Low Byte Unsigned 16-bit integer Reference 0 High Byte Reference 1 Low Byte Unsigned 16-bit integer Reference 1 High Byte Reference 2 Low Byte Unsigned 16-bit integer Reference 2 High Byte Reference 3 Low Byte Unsigned 16-bit integer Reference 3 High Byte Signal 0 Low Byte Unsigned 16-bit integer Signal 0 High Byte Signal 1 Low Byte Unsigned 16-bit integer Signal 1 High Byte Signal 2 Low Byte Unsigned 16-bit integer Signal 2 High Byte Signal 3 Low Byte Unsigned 16-bit integer Signal 3 High Byte Notes Framing index number 0-255 Upper nibble: major revision Lower nibble: minor revision 10 AT42QT1040 9524B-AT42-04/09 AT42QT1040 Table 4-3. Serial Data Output (Continued) Byte 18 19 20 21 22 23 24 25 26 27 28 29 Purpose Delta 0 Low Byte Signed 16-bit integer Delta 0 High Byte Delta 1 Low Byte Signed 16-bit integer Delta 1 High Byte Delta 2 Low Byte Signed 16-bit integer Delta 2 High Byte Delta 3 Low Byte Signed 16-bit integer Delta 3 High Byte Flags Flags2 Status Byte Frame Number Various operational flags Unsigned bytes Unsigned byte. See Table 4-4 Repeat of framing index number in byte 0 Notes Table 4-4. Bit 7 CAL Status Byte (Byte 28) Bit 6 Bit 5 Number of Keys (2-4) Bit 4 Bit 3 Key 3 Bit 2 Key 2 Bit 1 Key 1 Bit 0 Key 0 Bit 7: Bits 4 - 6: Bits 0 - 3: This bit is set during calibration Contains the number of keys active Show the touch status of the corresponding keys Figure 4-2 to Figure 4-5 show the usefulness of the debug data out feature. Channels can be monitored and tweaked to the specific application with great accuracy. Figure 4-2. Byte Clocked Out (~5 s Period) 11 9524B-AT42-04/09 Figure 4-3. Byte Following Byte (~ 30 s Period) Figure 4-4. Full Debug Send (30 Bytes) Figure 4-5. Debug Lines Floating Between Debug Data Sends (30 Bytes, ~2 ms to Send) 12 AT42QT1040 9524B-AT42-04/09 AT42QT1040 5. Specifications 5.1 Vdd Max continuous pin current, any control or drive pin Voltage forced onto any pin Absolute Maximum Specifications -0.5 to +6.0V 10 mA -0.5V to (Vdd + 0.5) Volts CAUTION: Stresses beyond those listed under Absolute Maximum Specifications may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum specification conditions for extended periods may affect device reliability 5.2 Recommended Operating Conditions -40C to +85C -55C to +125C 1.8V to 5.5V 20 mV maximum 2 to 20 pF Operating temperature Storage temperature Vdd Supply ripple + noise Cx capacitance per key 5.3 DC Specifications Vdd = 5.0V, Cs = 4.7 nF, Ta = recommended range, unless otherwise noted Parameter Vil Vih Vol Voh Iil Rrst Description Low input logic level High input logic level Low output voltage High output voltage Input leakage current Internal RST pull-up resistor Min -0.5V 0.6 Vdd 0 0.8 Vdd - 20 Typ - Vdd - - <0.05 - Max 0.3V Vdd + 0.5V 0.7 Vdd 1 50 Units V V V V A k 10 mA sink current 10 mA source current Notes 13 9524B-AT42-04/09 5.4 Timing Specifications Description Burst duration Burst center frequency Burst modulation, percentage Burst pulse width Min - - -7.5 - Typ 3.5 119 - 2 +7.5 - Max - Units ms kHz % s Notes Cx = 5 pF, Cs = 18 nF Parameter TBS Fc Fm TPW 5.5 Power Consumption Vdd (V) 1.8 AKS Mode (RAKS) Off Off On On 3.3 Off Off On On 5.0 Off Off On On Speed (RFS) Slow Fast Slow Fast Slow Fast Slow Fast Slow Fast Slow Fast Power Consumption (A) 31 104 36 114 100 340 117 380 215 710 245 800 14 AT42QT1040 9524B-AT42-04/09 AT42QT1040 5.6 Mechanical Dimensions D C y Pin 1 ID E SIDE VIEW TOP VIEW A1 A D2 16 17 18 19 20 COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL A 2 MIN 0.75 0.00 0.17 NOM 0.80 0.02 0.22 0.152 2.90 1.40 2.90 1.40 - 0.35 0.20 0.00 3.00 1.55 3.00 1.55 0.45 0.40 - - 3.10 1.70 3.10 1.70 - 0.45 - 0.08 MAX 0.85 0.05 0.27 NOTE C0.18 (8X) 15 14 Pin #1 Chamfer (C 0.3) 1 e E2 13 12 11 3 4 5 A1 b C D D2 E b 10 9 8 7 6 E2 e L BOTTOM VIEW K 0.3 Ref (4x) L K y 10/24/08 Package Drawing Contact: packagedrawings@atmel.com GPC TITLE 20M2, 20-pad, 3 x 3 x 0.85 mm Body, Lead Pitch 0.45 mm, ZFC 1.55 x 1.55 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN) DRAWING NO. 20M2 REV. B 15 9524B-AT42-04/09 5.7 Marking Either of the following two markings may be used: Pin 1 ID Abbreviation of Part Number: 140 Code Revision: 1.0 Released AT42QT1040 R1 Program Week Code Number 1-52 Where: A = 1 B = 2 ... Z = 26 then using the underscore A = 27...Z = 52 Pin 1 ID Code Revision: R1 = 1.0 Released 140 R1X YZZ Traceability Code (Y = last digit of year; for example, 9 = 2009, 0 = 2010, etc ZZ = assembly trace code) Abbreviation of Part Number: AT42QT1040 Assembly Location Code 16 AT42QT1040 9524B-AT42-04/09 AT42QT1040 5.8 Part Number Part Number AT42QT1040-MMH Description 20-pin 3 x 3 mm VQFN RoHS compliant 5.9 Moisture Sensitivity Level (MSL) MSL Rating MSL1 Peak Body Temperature 260 C o Specifications IPC/JEDEC J-STD-020 Revision History Revision No. Revision A - March 2009 Revision B - April 2009 History Initial release for chip revision 1.0 Update to pin listing in Table 1-1 17 9524B-AT42-04/09 Headquarters Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 International Atmel Asia Unit 01-05 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong Kowloon Hong Kong Tel: (852) 2245-6100 Fax: (852) 2722-1369 Touch Technology Division 1 Mitchell Point Ensign Way Hamble Southampton Hampshire SO31 4RF United Kingdom Tel: (44) 23-8056-5600 Fax: (44) 23-8045-3939 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-enYvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Product Contact Web Site www.atmel.com Technical Support touch@atmel.com Sales Contact www.atmel.com/contacts Literature Requests www.atmel.com/literature Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. (c) 2009 Atmel Corporation. All rights reserved. Atmel(R), Atmel logo and combinations thereof, and others are registered trademarks, Adjacent Key Suppression TM, AKS TM, QTTM, QTouch TM, and others are trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be registered trademarks or trademarks of others. 9524B-AT42-04/09 |
Price & Availability of AT42QT1040
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |